


Computer System

Step2. CA0302:High performance media processing and VLIW


<http://archlab.naist.jp/Lectures/ARCH/ca0302/ca0302e.pdf>

Copyright © 2021 NAIST Y.Nakashima

Stereo matching



Object detection






Object detection




Object extraction



Z-keying




Stereo matching requires heavy computation



How to find similar image



SAD (Sum of Absolute Difference)

- ▶ Sliding 21x21 pixel window
- ▶ Each pixel has 4bytes (RGB0)



$$DIFF_i = |L[i]_R - R[i]_R| + |L[i]_G - R[i]_G| + |L[i]_B - R[i]_B|$$







Stereo matching based on edges




Focus on far side

Mid

Near




Stereo matching based on edges




The offset at “two edges and minimum SAD” represents its depth

Stereo matching based on edges

- Edge is detected when SAD with opposite pixels exceeds some threshold.






Speed up with multimedia instructions

Split use of wide registers

32bit adder




SIMD register

SIMD register


SIMD ALU

SIMD register



SIMD: Single Instruction and Multiple Data


SPARC: Visual Instruction Set (VIS)



► PDIST: accumulate SAD to 3'rd operand

- LD $L[i], L[i+1] \rightarrow Li$ (8 バイトロード)
- LD $R[i], R[i+1] \rightarrow Ri$ (8 バイトロード)
- PDIST $Li, Ri, S \rightarrow S$ (8 バイトSAD命令)

intel: Streaming SIMD Extensions (SSE2)



► PSADBW: add bytewise SAD (with no accumulation)

```
MOV DQU L[i],L[i+1],L[i+2],L[i+3] → xmm1 (16 B)
MOV DQU R[i],R[i+1],R[i+2],R[i+3] → xmm2 (16 B)
PSADBW xmm1, xmm2
→ xmm2
PADDD xmm2, xmm3
→ xmm3 (16 B)
```


intel: Streaming SIMD Extensions (SSE2)

wdif: In case of window: 20x20 pixels

pushl	%ebp	movdqu	0(%ecx), %xmm1 /* line#20 */
movl	%esp, %ebp	movdqu	0(%edx), %xmm2
movl	12(%ebp), %ecx /* *lp */	psadbw	%xmm1, %xmm2
movl	16(%ebp), %edx /* *rp */	padd	%xmm2, %xmm3
pxor	%xmm3, %xmm3	movdqu	16(%ecx), %xmm1
movdqu	0(%ecx), %xmm1 /* line#1 */	movdqu	16(%edx), %xmm2
movdqu	0(%edx), %xmm2	psadbw	%xmm1, %xmm2
psadbw	%xmm1, %xmm2	padd	%xmm2, %xmm3
padd	%xmm2, %xmm3	movdqu	32(%ecx), %xmm1
movdqu	16(%ecx), %xmm1	movdqu	32(%edx), %xmm2
movdqu	16(%edx), %xmm2	psadbw	%xmm1, %xmm2
psadbw	%xmm1, %xmm2	padd	%xmm2, %xmm3
padd	%xmm2, %xmm3	movdqu	48(%ecx), %xmm1
movdqu	32(%ecx), %xmm1	movdqu	48(%edx), %xmm2
movdqu	32(%edx), %xmm2	psadbw	%xmm1, %xmm2
psadbw	%xmm1, %xmm2	padd	%xmm2, %xmm3
padd	%xmm2, %xmm3	movdqu	64(%ecx), %xmm1
movdqu	48(%ecx), %xmm1	movdqu	64(%edx), %xmm2
movdqu	48(%edx), %xmm2	psadbw	%xmm1, %xmm2
psadbw	%xmm1, %xmm2	padd	%xmm2, %xmm3
padd	%xmm2, %xmm3	movd	%xmm3, %ecx
movdqu	64(%ecx), %xmm1	psrldq	\$8, %xmm3
movdqu	64(%edx), %xmm2	movd	%xmm3, %eax
psadbw	%xmm1, %xmm2	addl	%ecx, %eax
padd	%xmm2, %xmm3	leave	
addl	\$1280, %ecx	ret	
addl	\$1280, %edx		

Get lower 64bits
Shift right by 8B
Get upper 64bits
Add

FR550: 8way Very long instruction word (VLIW)



FR550: 8way Very long instruction word (VLIW)

ADDL	ADDR		MQSUBHUS Si+8	MQSUBHUSTi+8	MQMACHS Si+1	MQMACHSTi+1
LDFRi	LDFRi		MQADDHUS X	MQADDHUS Z	MQMACHS Si+2	MQMACHSTi+2
LDFRi+1	LDFRi+1		MQADDHUS Y	MQADDHUS U	MQMACHS Si+3	MQMACHSTi+3
LDFRi+2	LDFRi+2				MQMACHS Si+4	MQMACHSTi+4
LDFRi+3	LDFRi+3	MBTOHLi	MBTOHRi		MQMACHS X	MQMACHSZ
LDFRi+4	LDFRi+4	MBTOHLi+1	MBTOHRi+1		MQMACHSY	MQMACHSU
LDFRi+5	LDFRi+5	MBTOHLi+2	MBTOHRi+2	MQSUBHUS Si	MQSUBHUSTi	
LDFRi+6	LDFRi+6	MBTOHLi+3	MBTOHRi+3	MQSUBHUS Si+1	MQSUBHUSTi+1	
LDFRi+7	LDFRi+7	MBTOHLi+4	MBTOHRi+4	MQSUBHUS Si+2	MQSUBHUSTi+2	
LDFRi+8	LDFRi+8	MBTOHLi+5	MBTOHRi+5	MQSUBHUS Si+3	MQSUBHUSTi+3	
		MBTOHLi+6	MBTOHRi+6	MQSUBHUS Si+4	MQSUBHUSTi+4	
		MBTOHLi+7	MBTOHRi+7	MQSUBHUS Si+5	MQSUBHUSTi+5	
		MBTOHLi+8	MBTOHRi+8	MQSUBHUS Si+6	MQSUBHUSTi+6	
ADDL	ADDR		MQSUBHUS Si+7	MQSUBHUSTi+7	MQMACHS Si	MQMACHSTi
LDFRi	LDFRi		MQSUBHUS Si+8	MQSUBHUSTi+8	MQMACHS Si+1	MQMACHSTi+1
LDFRi+1	LDFRi+1		MQADDHUS X	MQADDHUS Z	MQMACHS Si+2	MQMACHSTi+2
LDFRi+2	LDFRi+2		MQADDHUS Y	MQADDHUS U	MQMACHS Si+3	MQMACHSTi+3
LDFRi+3	LDFRi+3	MBTOHLi	MBTOHRi		MQMACHS Si+4	MQMACHSTi+4
LDFRi+4	LDFRi+4	MBTOHLi+1	MBTOHRi+1		MQMACHS X	MQMACHSZ
LDFRi+5	LDFRi+5	MBTOHLi+2	MBTOHRi+2	MQSUBHUS Si	MQSUBHUSTi	
LDFRi+6	LDFRi+6	MBTOHLi+3	MBTOHRi+3	MQSUBHUS Si+1	MQSUBHUSTi+1	
LDFRi+7	LDFRi+7	MBTOHLi+4	MBTOHRi+4	MQSUBHUS Si+2	MQSUBHUSTi+2	
LDFRi+8	LDFRi+8	MBTOHLi+5	MBTOHRi+5	MQSUBHUS Si+3	MQSUBHUSTi+3	

MQMACHS: quad 16bit-multiply-and-add
Moreover, 8 instructions can be executed simultaneously.