


Computer System

Step2. CA0302:High performance media processing and VLIW

<http://archlab.naist.jp/Lectures/ARCH/ca0302/ca0302e.pdf>

Copyright © 2021 NAIST Y.Nakashima



Stereo matching



Object detection







Object detection




Object extraction



Z-keying




Stereo matching requires heavy computation



How to find similar image


SAD (Sum of Absolute Difference)

- ▶ Sliding 21x21 pixel window
- ▶ Each pixel has 4bytes (RGB0)



$$DIFF_i = |L[i]_R - R[i]_R| + |L[i]_G - R[i]_G| + |L[i]_B - R[i]_B|$$







Stereo matching based on edges




Focus on far side

Mid

Near









Stereo matching based on edges



The offset at “two edges and minimum SAD” represents its depth

Stereo matching based on edges

- Edge is detected when SAD with opposite pixels exceeds some threshold.






Speed up with multimedia instructions

Split use of wide registers


32bit adder




SIMD register



SIMD register



SIMD ALU




SIMD register



SIMD: Single Instruction and Multiple Data


SPARC: Visual Instruction Set (VIS)



► **PDIST: accumulate SAD to 3'rd operand**

| | | |
|-------|----------------|-------------------|
| LD | $L[i], L[i+1]$ | → Li (8バイトロード) |
| LD | $R[i], R[i+1]$ | → Ri (8バイトロード) |
| PDIST | Li, Ri, S | → S (8バイトSAD命令) |

intel: Streaming SIMD Extensions (SSE2)



► PSADBW: add bitwise SAD (with no accumulation)

```
MOVDQU L[i], L[i+1], L[i+2], L[i+3] → xmm1 (16 B)
MOVDQU R[i], R[i+1], R[i+2], R[i+3] → xmm2 (16 B)
PSADBW xmm1, xmm2 → xmm2
PADD xmm2, xmm3 → xmm3 (16 B)
```


intel: Streaming SIMD Extensions (SSE2)

wdif: In case of window: 20x20 pixels

```
pushl    %ebp
movl     %esp, %ebp
movl     12(%ebp), %ecx /* *lp */
movl     16(%ebp), %edx /* *rp */
pxor     %xmm3, %xmm3
movdqu   0(%ecx), %xmm1 /* line#1 */
movdqu   0(%edx), %xmm2
psadbw   %xmm1, %xmm2
padd     %xmm2, %xmm3
movdqu   16(%ecx), %xmm1
movdqu   16(%edx), %xmm2
psadbw   %xmm1, %xmm2
padd     %xmm2, %xmm3
movdqu   32(%ecx), %xmm1
movdqu   32(%edx), %xmm2
psadbw   %xmm1, %xmm2
padd     %xmm2, %xmm3
movdqu   48(%ecx), %xmm1
movdqu   48(%edx), %xmm2
psadbw   %xmm1, %xmm2
padd     %xmm2, %xmm3
movdqu   64(%ecx), %xmm1
movdqu   64(%edx), %xmm2
psadbw   %xmm1, %xmm2
padd     %xmm2, %xmm3
addl     $1280, %ecx
addl     $1280, %edx
:
movdqu   0(%ecx), %xmm1 /* line#20 */
movdqu   0(%edx), %xmm2
psadbw   %xmm1, %xmm2
padd     %xmm2, %xmm3
movdqu   16(%ecx), %xmm1
movdqu   16(%edx), %xmm2
psadbw   %xmm1, %xmm2
padd     %xmm2, %xmm3
movdqu   32(%ecx), %xmm1
movdqu   32(%edx), %xmm2
psadbw   %xmm1, %xmm2
padd     %xmm2, %xmm3
movdqu   48(%ecx), %xmm1
movdqu   48(%edx), %xmm2
psadbw   %xmm1, %xmm2
padd     %xmm2, %xmm3
movdqu   64(%ecx), %xmm1
movdqu   64(%edx), %xmm2
psadbw   %xmm1, %xmm2
padd     %xmm2, %xmm3
movd     %xmm3, %ecx
psrlsq   $8, %xmm3
movd     %xmm3, %eax
addl     %ecx, %eax
leave
ret
```

Get lower 64bits
Shift right by 8B
Get upper 64bits
Add

FR550: 8way Very long instruction word (VLIW)



Accumulate register

FR550: 8way Very long instruction word (VLIW)

| | | | | | | | |
|----------------------|----------------------|------------------------|------------------------|----------------------------|-----------------------------|---------------------------|---------------------------|
| ADDL | ADDR | | | MQSUBHUS S _i +8 | MQSUBHUST T _i +8 | MQMACHS S _i +1 | MQMACHS T _i +1 |
| LDFl _i | LDfR _i | | | MQADDHUS X | MQADDHUS Z | MQMACHS S _i +2 | MQMACHS T _i +2 |
| LDFl _i +1 | LDfR _i +1 | | | MQADDHUS Y | MQADDHUS U | MQMACHS S _i +3 | MQMACHS T _i +3 |
| LDFl _i +2 | LDfR _i +2 | | | | | MQMACHS S _i +4 | MQMACHS T _i +4 |
| LDFl _i +3 | LDfR _i +3 | MBTOHL _i | MBTOHR _i | | | MQMACHS X | MQMACHS Z |
| LDFl _i +4 | LDfR _i +4 | MBTOHL _i +1 | MBTOHR _i +1 | | | MQMACHS Y | MQMACHS U |
| LDFl _i +5 | LDfR _i +5 | MBTOHL _i +2 | MBTOHR _i +2 | MQSUBHUS S _i | MQSUBHUST T _i | | |
| LDFl _i +6 | LDfR _i +6 | MBTOHL _i +3 | MBTOHR _i +3 | MQSUBHUS S _i +1 | MQSUBHUST T _i +1 | | |
| LDFl _i +7 | LDfR _i +7 | MBTOHL _i +4 | MBTOHR _i +4 | MQSUBHUS S _i +2 | MQSUBHUST T _i +2 | | |
| LDFl _i +8 | LDfR _i +8 | MBTOHL _i +5 | MBTOHR _i +5 | MQSUBHUS S _i +3 | MQSUBHUST T _i +3 | | |
| | | MBTOHL _i +6 | MBTOHR _i +6 | MQSUBHUS S _i +4 | MQSUBHUST T _i +4 | | |
| | | MBTOHL _i +7 | MBTOHR _i +7 | MQSUBHUS S _i +5 | MQSUBHUST T _i +5 | | |
| | | MBTOHL _i +8 | MBTOHR _i +8 | MQSUBHUS S _i +6 | MQSUBHUST T _i +6 | | |
| | | | | MQSUBHUS S _i +7 | MQSUBHUST T _i +7 | MQMACHS S _i | MQMACHS T _i |
| ADDL | ADDR | | | MQSUBHUS S _i +8 | MQSUBHUST T _i +8 | MQMACHS S _i +1 | MQMACHS T _i +1 |
| LDFl _i | LDfR _i | | | MQADDHUS X | MQADDHUS Z | MQMACHS S _i +2 | MQMACHS T _i +2 |
| LDFl _i +1 | LDfR _i +1 | | | MQADDHUS Y | MQADDHUS U | MQMACHS S _i +3 | MQMACHS T _i +3 |
| LDFl _i +2 | LDfR _i +2 | | | | | MQMACHS S _i +4 | MQMACHS T _i +4 |
| LDFl _i +3 | LDfR _i +3 | MBTOHL _i | MBTOHR _i | | | MQMACHS X | MQMACHS Z |
| LDFl _i +4 | LDfR _i +4 | MBTOHL _i +1 | MBTOHR _i +1 | | | MQMACHS Y | MQMACHS U |
| LDFl _i +5 | LDfR _i +5 | MBTOHL _i +2 | MBTOHR _i +2 | MQSUBHUS S _i | MQSUBHUST T _i | | |
| LDFl _i +6 | LDfR _i +6 | MBTOHL _i +3 | MBTOHR _i +3 | MQSUBHUS S _i +1 | MQSUBHUST T _i +1 | | |
| LDFl _i +7 | LDfR _i +7 | MBTOHL _i +4 | MBTOHR _i +4 | MQSUBHUS S _i +2 | MQSUBHUST T _i +2 | | |
| LDFl _i +8 | LDfR _i +8 | MBTOHL _i +5 | MBTOHR _i +5 | MQSUBHUS S _i +3 | MQSUBHUST T _i +3 | | |

MQMACHS: quad 16bit-multiply-and-add
Moreover, 8 instructions can be executed simultaneously.